TTTC Header Image
TTTC's Electronic Broadcasting Service

12th IEEE Workshop on Silicon Errors in Logic – System Effects 
(SELSE’16)
29-30 March 2016
Austin, TX, USA
http://www.selse.org

CALL FOR PAPERS

Scope

NEW! Special session at DSN for best SELSE papers!

There will be a special session at the 46th Annual IEEE/IFIP Conference on Dependable Systems and Networks (DSN) in Toulouse, France dedicated for the best papers of SELSE 2016. The selected SELSE papers will have the opportunity to be presented in the special session and published in the DSN workshop proceedings.

The growing complexity and shrinking geometries of modern manufacturing technologies are making high-density, low-voltage devices increasingly susceptible to the influences of electrical noise, process variation, transistor aging, and the effects of natural radiation. The system-level impact of these errors can be far-reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design and failures in memories account for a significant fraction of costly product returns. Emerging logic and memory device technologies introduce several reliability challenges that need to be addressed to make these technologies viable. Additionally, reliability is a key issue for large-scale systems, such as those in data centers and cloud computing infrastructure.

The SELSE workshop provides a forum for discussion of current research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research directions. SELSE is soliciting papers that address the system-level effects of errors from a variety of perspectives:
architectural, logical, circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):

  • Technology trends and the impact on error rates.
  • New error mitigation techniques.
  • Characterizing the overhead and design complexity of error mitigation techniques.
  • Case studies describing the tradeoff analysis for reliable systems.
  • Experimental data on failures in current and emerging technologies
  • System-level models: derating factors and validation of error models.
  • Error handling protocols (higher-level protocols for robust system design).
  • Characterization of reliability of systems deployed in the field and mitigation of issues.
  • Software-level impact of hardware failures.
  • Software frameworks for resilience.

Submissions

Authors are requested to register to submit a paper by December 14, 2015. The paper submission deadline is January 4, 2016. Papers will be considered for both oral and poster presentation, and all accepted submissions will be distributed to SELSE participants. Authors will be notified by February 23, 2016. Final papers are due on March 8, 2016.
Additional information and guidelines for submission are available at http://www.selse.org. Submissions and final papers should be in PDF following IEEE two-column transactions format that does not exceed six printed pages of text; the bibliography does not count against this page limit. Papers are not made available through IEEE, and authors retain the copyright of their work. Authors may optionally choose to make their presentations available online at the workshop web site. Authors of papers selected for the DSN Best-of-SELSE session will have the option to work with the DSN publications committee to prepare the camera-ready versions for the DSN workshop proceedings.

Key Dates

Important dates:

  • Register an abstract: December 14, 2015
  • Paper submission: January 4, 2016
  • Authors notification: February 23, 2016
  • Camera-ready submission: March 8, 2016



Committee

Organizing Committee

General Chairs
Helia Naeimi, Intel
Dan Alexandrescu, iRoC

Program Chairs
Sudhanva Gurumurthi, IBM/University of Virginia Mattan Erez, The University of Texas at Austin

Finance Chairs
Siva Hari, NVIDIA
Daniel Lowell, AMD

Publicity Chairs
William Robinson, Vanderbilt University
Paolo Rech, UFRGS
Yiannakis Sazeides, University of Cyprus

Documents Chair
Mehdi Tahoori, Karlsruhe Institute of Technology Mojtaba Ebrahimi, Karlsruhe Institute of Technology

Webmaster
Marios Kleanthous, Mesoyios College

Local Arrangements Chair
Vijay Janapa Reddi, The University of Texas at Austin

Advisors to the Committee
Sarah Michalak, LANL
Alan Wood, Oracle
Vilas Sridharan, AMD
Adrian Evans, iRoC

For more information, visit us on the web at: http://www.selse.org

The 12th IEEE Workshop on Silicon Errors in Logic – System Effects is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC).


IEEE Computer Society- Test Technology Technical Council

TTTC CHAIR
Michael NICOLAIDIS
TIMA Laboratory - France
Tel. +33-4-765-74696
E-mail michael.nicolaidis@imag.fr

PAST CHAIR
Adit D. SINGH
Auburn University - USA
Tel. +1-334-844-1847
E-mail adsingh@eng.auburn.edu

TTTC 1ST VICE CHAIR
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

SECRETARY
Joan FIGUERAS
Un. Politec. de Catalunya - Spain
Tel. +34-93-401-6603
E-mail figueras@eel.upc.es

ITC GENERAL CHAIR
Michael Purtell
Intersil
- USA
Tel. +1-408-372-6015
E-mail m.purtell@ieee.org

TEST WEEK COORDINATOR
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com

TUTORIALS AND EDUCATION
Paolo BERNARDI

Politecnico di Torino
- Italy
Tel. +39-011-564-7183
E-mail paolo.bernardi@polito.it

STANDARDS
Rohit KAPUR

Synopsys
, Inc. - USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

EUROPE
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
Tel. +961-1-341-952
E-mail ihajj@aub.edu.lb

STANDING COMMITTEES
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

ELECTRONIC MEDIA
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

 

PRESIDENT OF BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com

SENIOR PAST CHAIR
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

TTTC 2ND VICE CHAIR
Rohit KAPUR

Synopsys, Inc.
- USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

FINANCE
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

IEEE DESIGN & TEST EIC
André IVANOV
U. of British Columbia - Canada
Tel. +1
E-mail ivanov@ece.ubc.ca

TECHNICAL MEETINGS
Chen-Huan CHIANG
Alcatel-Lucent
- USA
Tel. +1-973-386-6759
E-mail chenhuan@alcatel-lucent.com

TECHNICAL ACTIVITIES
Matteo SONZA REORDA
Politecnico di Torino - Italy
Tel.+39 090 7055
E-mail patrick.girard@lirmm.fr

ASIA & PACIFIC 
Gumma University - Japan
Tel.+81-277-30-1111
E-mail k-hatayama@el.gunma-u.ac.jp

LATIN AMERICA
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
Tel.+52-22-470-517
E-mail champac@inaoep.mx

NORTH AMERICA
André IVANOV
University of British Columbia - Canada
Tel. +1-604-822-6936
E-mail ivanov@ece.ubc.ca

COMMUNICATIONS
Cecilia METRA
Università di Bologna - Italy
Tel. +39-051-209-3038
E-mail cmetra@deis.unibo.it

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
Tel. +1-650-584-7120
E-mail Yervant.Zorian@synopsys.com


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove or modify your contact information, or to register new users, please click here and follow the on-line instructions.